His S 4602 (8) 25 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	EAST SEARCH Search String ((integrated or digital) near2 circuit\$1) or "logical unit") with simulat\$3 S1 and (simulat\$3 with thread\$1) S21 and (secucut\$3 with thread\$1) S21 and (execut\$3 with manager\$1) S21 and (thread\$1 with manager\$1) S21 and (incad\$2 with manager\$1) S21 and (incad\$3 with resource\$1) S21 and (incad\$3 with resource\$1) S21 and (incad\$3 with rule\$1) S21 and (incad\$3 with rule\$1) S21 and (incad\$3 with rule\$1) S21 and (incinot\$3 with rule\$1) S21 and (incinot\$3 with request\$1) S22 and S23 S21 and (incinot\$4 with resource) S22 and S23 S21 and (incinot\$4 with result\$1 with simulat\$3) S22 and S23 S21 and (compar\$4 with result\$1 with output\$3) S22 and S28 S21 and (compar\$4 with result\$1 with output\$3) S22 and S28 S21 and (compar\$4 with result\$1 with output\$3) S22 and S28 S21 and (compar\$4 with result\$1 with output\$3) S22 and S28 S21 and (compar\$4 with result\$1 with output\$3) S22 and S28 S21 and (compar\$4 with result\$1 with output\$3) S22 and S28 S21 and (compar\$4 with result\$1 with output\$3) S22 and S28 S21 and (compar\$4 with result\$1 with output\$3) S22 and S23	Databases US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
01	S31 or S32 S31 or S33 (((integrated or digital) near2 circuit\$1) or "logical unit") with simulat\$3	USPAT, EPO, JPO, DERWENT, IBM USPAT, EPO, JPO, DERWENT, IBM USPAT, EPO, JPO, DERWENT, IBM

USPAT; EPO; JPO; DERWENT; IBM- USPAT; EPO; JPO; DERWENT; IBM-	USPAT; EPO, JPO; DERWENT; USPAT; EPO; JPO; DERWENT; USPAT; EPO; JPO; DERWENT; USPAT; EPO; JPO; DERWENT;	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB US-PGPUB; USPAT: FPO; JPO; DFRWENT: IRM_TDR	USPAT; EPO; JPO; DERWENT; USPAT; EPO; JPO; DERWENT; USPAT; EPO; JPO; DERWENT; USPAT; EPO; JPO; DERWENT;	US-PGPUB; USPAT; EPO; JPO; DEKWENT; IBM_ US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_ US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_ US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_ ITS-PGPUB; ITSPAT; EPO; IPO; DEPWENT; IBM_	US-PGPUB; USPAT; EPO;	USPAT; EPO; JPO; DERWENT; IBM	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S35 and (execut\$3 with thread\$1) logical unit with simulat\$3 S35 and (thread\$1 with manager\$1) S35 and (allocat\$3 with resource\$1) S35 and (allocat\$3 with rule\$1) S35 and (resource\$1 with hierarch\$4) S35 and (monitor\$3 with request\$1)	S35 and (requesta) with tread or write)) S35 and (monitor\$3 with (read or write) S35 and ((read or write) with request\$1) S47 and S48	S35 and (competition with (read or write)) S35 and (resource\$3 with request\$1) S35 and (number with request\$1) S35 and (block\$3 with request\$1)	Sn :	535 and (compar\$4 with result\$1 with output\$3) S35 and (compar\$4 with result\$1 with output\$3) S59 and S60 S35 and (thread\$1 with control\$3) S38 or (S36 or S37 or S39 or S40 or S41 or S43 or S46 or S46 or S46 or S50 or S51	S4 I or t\$2) with vith three	S35 and (resource\$1 with manager\$1) S35 and (arbiters or arbitrators) S68 and (hierarch\$6) S35 and ((arbitrat\$3 or arbiter\$1) with hierarch\$4) S35 and ((arbitrat\$3 or arbiter\$1) with (plurality or multiple)) S66 and bottleneck\$1	S66 and (blocking with (resource\$1 or device\$1 or request\$1)) S35 and (thread\$1 with "execution time") S35 and (limit\$1 with "execution time") (((integrated or digital) near2 circuit\$1) or "logical unit") with simulat\$3 S74 and (simulat\$3 with thread\$1) S74 and (execut\$3 with thread\$1) logical unit with simulat\$3 S74 and (thread\$1 with manager\$1) S74 and (thread\$1 with manager\$1)
35 4 8 9 5 5 4 8 8 8 4 8 8 8 8 8 8 8 8 8 8 8 8 8	136 104 47	1 26 82 52	301 220 41	215 215 102 27 234	234 249 70 14 10	17 24 36 25 36	5 3 5 5 28 47 47 17
S S S S S S S S S S S S S S S S S S S	S47 S48 S49	S50 S51 S52 S53	S54 S55 S56	. 555 S62 S63	565 S64 S67 S67	\$40 \$68 \$69 \$70 \$72	S73 S57 S58 S74 S75 S77 S78

US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	0 0 0 0 0 0
S74 and ((sequential\$2 or concurrent\$2) with thread\$1) S74 and (allocat\$3 with resource\$1) S74 and (allocat\$3 with rule\$1) S74 and (lesource\$1 with hierarch\$4) S74 and (resource\$1 with hierarch\$4) S74 and (request\$1 with deadlock\$1) S74 and (request\$1 with request\$1) S74 and (read or write) with request\$1) S74 and (competition with (read or write)) S74 and (competition with request\$1) S74 and (competition with request\$1) S74 and (limber with request\$1) S74 and (lime with (occupancy or use or utilization)) S74 and (time with resource) S74 and (time with resource) S93 and S94 S74 and (time with result\$1 with simulat\$3) S74 and (compar\$4 with result\$1 with output\$3) S74 and (compar\$4 with result\$1 with output\$3) S74 and (thread\$1 with control\$3) S74 and (thread\$1 with control\$3) S75 or (S75 or S76 or S78 or S79 or S80 or S82 or S88 or S81 or S91 or S91 or S103	S102 or S104 S105 and ((dynamic\$4 near2 (assign\$4 or allocat\$3)) with (resource\$1 or hardw simulat\$3 with (thread\$1 or "logical unit") S107 and ((assign\$4 or allocat\$3) with (resource\$1 or hardware)) S108 and ((dynamic\$4 near2 (assign\$4 or allocat\$3)) with (resource\$1 or hardw
S80 16 889 883 884 888 888 888 888 888 888 888 888	S105 258 S106 3 S107 863 S108 86 S109 8 L1 2

EAST SEARCH

2/10/06

Abstract

Current OR 20050804 712/226 20050728 703/27 20050714 326/30 20050602 707/3 Issue Date US 20050165597 A1 Apparatus and method for performing hardware and software co-verification testing US 20050151562 A1 Apparatus and method for bus signal termination compensation during detected quiet cycle US 20050120012 A1 Adaptive hierarchy usage monitoring HVAC control system US 20050172107 A1 Replay instruction morphing Results of search set S115 Document Kind Codes Title

US 20050108667 A1 US 20050108039 A1	METHOD FOR DESIGNING AN INTEGRATED CIRCUIT HAVING MULTIPLE VOLTAGE DON Semiconductor intellectual property technology transfer method and system	20050519 716/4 20050519 705/1
US 20050102125 A1	Inter-chip communication system Multi theoretical sixtual state motherism	20050512 703/14
20050086565	Mulu-uileadeu virual state mechalibrii System and method for generating a test case	20050421 714/741
20050081113	Method and apparatus for analyzing digital circuits	
US 20050071145 A1	Simulation apparatus, simulation program, and recording medium	20050331 703/19
	Method and apparatus for mapping platform-based design to multiple foundry processes	20050210 716/4
US 20050034087 A1	Method and apparatus for mapping platform-based design to multiple foundry processes	20050210 716/3
20050034086	Method and apparatus for mapping platform-based design to multiple foundry processes	20050210 716/3
US 20050027891 A1	Integrated circuit with a scalable high-bandwidth architecture	
US 20050023656 A1	Vertical system integration	20050203 257/678
US 20050021986 A1	Apparatus and method for memory encryption with reduced decryption latency	20050127 713/193
US 20040268050 A1	Apparatus and method for an adaptive multiple line prefetcher	20041230 711/137
US 20040267996 A1	Queued locks using monitor-memory wait	20041230 710/200
US 20040260993 A1	Method, system, and program for simulating Input/Output (I/O) requests to test a system	20041223 714/743
US 20040259564 A1	Optimal load-based wireless session context transfer	20041223 455/453
US 20040252701 A1	Systems, processes and integrated circuits for rate and/or diversity adaptation for packet com	20041216 370/395.21
US 20040250150 A1	Devices, systems and methods for mode driven stops notice	20041209 713/330
US 20040236876 A1	Apparatus and method of memory access control for bus masters	20041125 710/22
US 20040236564 A1	Simulation of a PCI device's memory-mapped I/O registers	20041125 703/25
US 20040216076 A1	METHOD, SYSTEM AND PROGRAM PRODUCT FOR UTILIZING A CONFIGURATION DAT/	20041028 716/18
US 20040215441 A1	Applying constraints to block diagram models	20041028 703/22
US 20040215434 A1	Method, system and program product for configuring a simulation model of a digital design	20041028 703/15
US 20040199878 A1	Method and apparatus for automated synthesis of multi-channel circuits	20041007 716/1
US 20040193957 A1	Emulation devices, systems and methods utilizing state machines	20040930 714/30
US 20040193394 A1	Method for CPU simulation using virtual machine extensions	20040930 703/22
US 20040168137 A1	Use of time step information in a design verification system	
US 20040158788 A1	Method for functional verification of an integrated circuit model in order to create a verification p	20040812 714/741
US 20040128563 A1	Mechanism for processor power state aware distribution of lowest priority interrupt	
US 20040128416 A1	Apparatus and method for address bus power control	
US 20040124874 A1	Apparatus and method for bus signal termination compensation during detected quiet cycle	
	Methods and apparatuses for designing integrated circuits	
US 20040117671 A1	Apparatus and method for address bus power control	20040617 713/300
US 20040117670 A1	Apparatus and method for data bus power control	
US 20040103330 A1	Adjusting voltage supplied to a processor in response to clock frequency	
US 20040083475 A1	Distribution of operations to remote computers	20040429 718/102
	System and method for task arbitration in multi-threaded simulations	
US 20040044510 A1	Fast simulaton of circuitry having soi transistors	20040304 703/14
20040024578	Discrete event simulation system and method	20040205 703/17
20040015808	System and method for providing defect printability analysis of photolithographic masks with jol	20040122 716/19
20040006454	System and method for modeling digital systems having queue-like operating characteristics	20040108 703/16
US 20030229483 A1	Causality based event driven timing analysis engine	20031211 703/19

20031204 703/14 20031120 716/4 20031113 716/1 nes: 20031106 707/6 20031030 703/19 20031023 712/229 20031016 714/34	20031002 717/160 20031002 717/141 20031002 707/10 20030807 716/18 20030731 703/21 20030710 703/23		
Apparatus and method for connecting hardware to a circuit simulation Manufacturing method and apparatus to avoid prototype-hold in ASIC/SOC manufacturing Apparatus for optimized constraint characterization with degradation options and associated m System and method for organizing, compressing and structuring data for data mining readines. Method for numerically simulating an electrical circuit Devices, systems and methods for mode driven stops Processor condition sensing circuits, systems and methods			
US 20030225556 A1 US 20030217343 A1 US 20030212964 A1 US 20030204389 A1 US 20030200425 A1 US 20030196144 A1	US 20030188302 A1 US 20030188299 A1 US 20030187853 A1 US 20030149954 A1 US 20030144828 A1 US 20030130833 A1	20030130832 20030126454 20030126453 20030126442 20030126416 20030126379 20030126375 20030126359	20030125913 20030125913 20030115569 2003011040 20030101040 20030093256 20030093254 20030079195 20030079195 20030079195 200300156613 20020156613 2002015206

US 20020144214 A1 US 20020144183 A1 US 20020143516 A1	Apparatus for optimized constraint characterization with degradation options and associated m Microprocessor design support for computer system and platform validation	
	Apparatus and metrods for constraint characterization with degradation options. Remote performance management to accelerate distributed processes	20021003 703/19 20020926 715/738
US 20020124217 A1 US 20020124085 A1	Testing apparatus and testing method for an integrated circuit, and integrated circuit Method of simulating operation of logical unit. and computer-readable recording medium retain	20020905 714/726 20020905 709/226
20020101824	System and method for connecting a logic circuit simulation to a network	
20020099455	Programmable controller	
20020087913	System and method for performing automatic rejuvenation at the optimal time based on work I	
US 20020073375 A1 US 20020052725 A1	Method and apparatus for test generation during circuit design Distributed simulation	20020613 714/739 20020502 703/22
20020049576	Digital and analog mixed signal simulation using PLI API	
20020042704	Apparatus and methods for characterizing electronic circuits having multiple power supplies	20020411 703/14
20020022971	Software rental system, software rental method, and computer program for being executed on	•
US 20020013918 A1	Devices, systems and methods for mode driven stops	
20010037424	mentod and apparatus tot debugging programs in a distributed environment. Snoop phase in a highly pipelined bus architecture	2001122/ /03/22
	Enhanced highly pipelined bus architecture	
US 20010027386 A1	TIME-DOMAIN CIRCUIT MODELLER	20011004 703/14
6922740	Apparatus and method of memory access control for bus masters	20050726 710/22
6920418	Detecting events within simulation models	
6918103	Integrated circuit configuration	
6917909	Facilitating guidance provision for an architectural exploration based design creation process	
5909330	Automatic phase lock loop design using geometric programming	
US 6907487 B2	Enhanced highly pipelined bus architecture	
6880031	Nepray IIIsuucuoii IIIolpillig Sanon nhaca in a hinhby ninalinad hus arabitachira	20050412 /12/22/
6879948	Synchronization of hardware similation processes	
6842035	Apparatus and method for bus signal termination compensation during detected quiet excle	
6832298	Server system operation control method	
6826732	Method, system and program product for utilizing a configuration database to configure a hard	20041130 716/1
6820215	System and method for performing automatic rejuvenation at the optimal time based on work I	
6816732	Optimal load-based wireless session context transfer	
6810442	Memory mapping system and method	
680/520	System and method for simulation of an integrated circuit design using a hierarchical input netli	
6804/35	Response and data phases in a highly pipelined bus architecture	20041012 710/112
US 6/858/3 B1	Emulation system with multiple asynchronous clocks	
6769122	incurou anu apparatus for generation of pipeline nazaru test sequences Multithreaded lavered-code processor	20040603 7 14/33
6760866	Process of operating a processor with domains and clocks	
6754763	Multi-board connection system for use in electronic design automation	20040622 710/317
US 6751759 B1	Method and apparatus for pipeline hazard detection Interrated circuit with emulation register in ITAC 1AD	20040615 714/55
07.04633	integrated circuit with emulation register in JTAG JAP	20040309 /14//26

20031223 716/7 20031118 716/4 20031118 703/27 20030812 716/4 20030812 716/4 20030624 716/2 20030415 702/120 20030415 703/21 20030408 714/30 20030401 370/332 20030325 714/30 20030325 714/30 20031224 702/117 20031022 716/6 20021027 716/4 200201015 703/17 20021017 716/18 2002020514 703/14 2002020514 703/14 2002020514 703/14 2002020514 703/14 2002020514 716/18 20011120 716/6 20011120 716/6 20011106 73/14 20011110 716/18 20011110 716/18 20011110 716/18 20011110 716/18	20010403 716/6 20010403 703/22 20010130 714/739 20010102 707/103R 20001128 703/13 20001017 703/27
Methods and apparatuses for designing integrated circuits Dynamic evaluation logic system and method Achitecture for simulation testbench control Simulation method and compiler for hardware/software programming Simulation method and compiler for hardware/software programming Apparatus for optimized constraint characterization with degradation options and associated m Computer-system-on-a-chip with test-mode addressing of normally off-bus input/output ports Interface for interfacing simulation tests written in a high-level programming language to a simulation sensing circuits, systems and methods Method and an apparatus for EbNIt estimation for forward power control in spread spectrum cc IC with selectively applied functional and test clocks Clent-server simulatior, such as an electrical circuit design Method and apparatus for test generation during circuit design Emulation devices, systems and methods utilizing state machines Methods and apparatus for designing integrated circuit state machines Method and apparatus for design verification of an integrated circuit using a simulation test ben Locked read/winter on separate address/sidata bus using write barrier METHOD AND SYSTEM FOR CREATING, DERIVING AND VALIDATING STRUCTURAL DE Mutthreaded, mixed hardware description languages logic simulation on engineering workstati Efficient system for mutil-level shape interactions Methods and apparatuses for designing integrated circuits Array board interconnect system and method Microprocessor having addressable communication port Convertification system and method Data hierarchy layout correction and verification method and apparatus and method Data hierarchy layout correction and verification method design creation method and apparatus for test generation during circuit design Synchronization mechanism for distributed hardware simulation Ilimig-insensitive glitch-free logic system and method Electronic design creation through architectural exploration Ilimid-insensitive glitch-free logic system and method of Deterating	Integrated circuit test coverage evaluation and adjustment mechanism and method Profile directed simulation used to target time-critical crossproducts during random vector testil Method and apparatus for test generation during circuit design Search engine for remote access to database management systems Logic simulation system and method Simulation server system and method Optimum buffer placement for noise avoidance
6668364 6651225 6651038 6606734 6584598 6581019 6549881 6542483 6522985 6519754 6498999 6466898 6498999 6466898 6498999 6466898 6498999 6466898 6498999 6310679 6466898 6389498 6389498 6389498 6345242 6345242 6345242 6345242 6345242 6368938 6389399 6370679 6345348 6389399 6370679	US 6212667 B1 US 6212493 B1 US 6182258 B1 US 6169992 B1 US 6154719 A US 6134516 A

Synchronization mechanism for distributed hardware simulation Data processing devices, systems and methods with mode driven stops Verification system for simulator Simulation system for simulator Simulation system for testing and displaying integrated circuit's data transmission function of pr Processor condition sensing circuits, systems and methods Method and apparatus for simulation of a multi-processor circuit Simulation/emulation system and method Method and apparatus for simulation of a multi-processor circuit Simulation/emulation system and method Method and apparatus for characterizing software Digital circuit simulation with data interface scheduling Method and apparatus for characterizing static and dynamic operation of an architectural syste Verification system for circuit simulator Method and apparatus for remulating a digital cross-connect swirch network using a flexible top System for linking an interposition module between two modules to provide compatibility as mo Method and apparatus for remulating a digital cross-connect swirch network using a flexible top System for linking an interposition module between two modules to provide compatibility as mo Method and apparatus for emulating a network of state monitoring devices Method and system for preventing device access collision in a distributed simulation executing is Method and system for preventing device access collision in a distributed circuit simulation executing in Method and apparatus for emulating a odynamically configured digital cross-connect switch network Emulation devices, system for preventing devices access collision in a distributed circuit Method and apparatus for emulating a composition of electronic design from his Method and apparatus for determining a composition of electronic design from Method and apparatus for emulating adjutal cross-connect switch network Digital circuit simulation Method and apparatus for determining a composition of electronic design from Method and apparatus for determining a composition of electroni	20000912 703/22 20000704 714/30			20000229 714/30	20000215 703/13	20000111 703/27	19991228 703/13	r program using input 19991012 717/158	•	_		_	de compatibility as mc 19990302 703/27	19990202	_		ion 19981208 714/33	domains 19981124 703/23	19980922	19980922	ss-connect switch netv 19980915 703/23	19980908 714/28	ctronic design from hi 19980901 716/18	19980609	19980505	19980407 703/14	19980324	19971223	•	19970422	19970415	19970114 714/741	19961119	19960910	19960903	19960813 703/14	,	19960806	19960709 714/45	
N N N N N N N N N N N N N N N N N N N	nchronization mechanism for distributed hardware simulation Ita processing devices, systems and methods with mode driven stops	irification system for simulator	nulation system for testing and displaying integrated circuit's data tran	ocessor condition sensing circuits, systems and methods	emory simulation system and method	sthod and apparatus for simulation of a multi-processor circuit	nulation/emulation system and method	sthod and apparatus for dynamically optimizing an executable compute	gital circuit simulation with data interface scheduling	thod and apparatus for testing software	thod and apparatus for characterizing static and dynamic operation or	rification system for circuit simulator	stem for linking an interposition module between two modules to provi	ethod and apparatus for emulating a digital cross-connect switch netw	stem and method for creating and validating structural description of ϵ	thod and system for simulated multi-tasking	iject-oriented development framework for distributed hardware simula	nulation devices, systems and methods with distributed control of cloc	thod and apparatus for emulating a network of state monitoring devic	thod and system for preventing device access collision in a distributed	thod and apparatus for emulating a dynamically configured digital cro	nulation devices, systems, and methods	thod and system for creating and validating low level description of elv	thod and apparatus for determining a composition of an integrated cii	thod and apparatus for emulating a digital cross-connect switch netwo	jital circuit simulation	erface for interfacing simulation tests written in a high-level programmi	imbined discrete-event and continuous model simulation and analysis	thod of automatically optimizing power supply network for semi-custo.	stem and method for creating and validating structural description of ϵ	nulation devices, systems and methods with distributed control of test	thod for control of random test vector generation	itti-device adapter card for computer	thod and system for creating and validating low level description of ele	If-time processor with dynamic clock generator having plurality of traci	thod and apparatus to emulate VLSI circuits within a logic simulator	stem and method for prefetching information in a processing system	thod and system for creating, deriving and validating structural descrip	Processor condition sensing circuits, systems and methods	

US 5418677 A US 5392429 A US 5371851 A	Thermal modeling of overcurrent trip during power loss Method of operating a multiprocessor computer to solve a set of simultaneous equations Graphical data base editor	19950523 361/25 19950221 708/446 19941206 345/501
5329471	Emulation devices, systems and methods utilizing state machines	19940712 703/23
US 5325361 A	System and method for multiplexing data transmissions	19940628 370/401
5072378	Logic similation using a nationale accelerator together with all automated error event isolation. Direct access storage device with independently stored parity	19920906 714/53
	Method and apparatus for simulating m-dimension connection networks in and n-dimension networks	19910917 703/13
US 5036479 A	Modular automated avionics test system	19910730 702/121
4954905	Data transducer position control system for disk storage drive system	19900904 360/77.03
4937827	Circuit verification accessory	19900626 714/33
48/81/9	Interactive diagnostic methodology and apparatus for microelectronic devices	19891031 716/4
4/44084	Hardware modeling system and method for simulating portions of electrical circuits	19880510 714/33
46//58/	Program simulation system including means for ensuring interactive enforcement of constraints	19870630 716/20
3961250	Logic network test system with simulator oriented fault test generator	19760601 714/718
US 3829667 A	HYBRID COMPUTER SYSTEM FOR RAPID GENERATION OF ELECTRIC POWER SYSTEM	19740813 703/18
3074024	SOLEM AND WELLIND TOOK CONVERGING HERALINGS OF THE TOOK CONVERGINGS OF THE TOOK CONVER	19740/16 /08/3
2000409	CONTROL COMPAND OF SHOULD CHACOL MODULES EMPOLYED I HEREIN FOR SIMUL	19/40430 /03/3
	UNIVERSAL SYSTEM SERVICE ADAPTER	19710615 714/45
JP 2005100450 A	CELL LIBRARY DATABASE AND DESIGN SUPPORT SYSTEM	
	METHOD AND PROGRAM FOR OPERATION SIMULATION OF LOGICAL UNIT AND COMP	20020927 33
JP 2000305961 A	CELL LIBRARY DATABASE AND DESIGN ASSISTING DEVICE	20001102
JP 05274387 A	METHOD AND DEVICE FOR EVENT PROCESSING FOR LOGIC SIMULATOR	19931022
JP 04040565 A	FUNCTION SIMULATION METHOD	19920210
JP 01305444 A	LOGIC SIMULATION SYSTEM	19891208
JP 62188981 A	LOGICAL UNIT SIMULATION USING REAL PARTS	19870818
	LOGICAL SIMULATION SYSTEM	19850906
JP 57050132 A	LOGICAL SIMULATING METHOD	19820324
NN9603111	Reusable Testcase and Simulation Control Program	19960301
NN77091585	Logical Unit Simulator. September 1977.	19770901
US 6807520 B	Integrated circuit design simulating method, involves dividing leaf cells group into stages based	20041019
US 20040083475 A	Method of distributing operation among processing threads involves identifying independent op	
WO 2003096235 A	System e.g. network simulating method, involves simulating model of system, where processin	
US 20020124063 A	Logical unit operation sumulation memod e.g. for integrated circuits, involves performing alloca	20020905 48
US 20010056341 A	Multi-distributed programs debug method for heterogeneous hardware processors, involves co	20011227
US 3908337 A	Computer program optimizing method using input data in compiler, interpreter of computer	19991012
558474	lesting integrated circuit design - using two instruction threads corresp. to two simulators, and	19970114
EP 622/44 A	Integrated circuit composition determination procedure - using parallel architecture machine to I than alabitic naturals cimulator i has valtage midlity manifer and line landing manifer and to	19941102
300240	Orban electric network simulator - nas voltage quality monitor and line loading monitor, used to	1301181